{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:23Z","timestamp":1783788023714,"version":"3.55.0"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Spanish Ministry of Economy and Competitiveness and Feder Funds","award":["TIN2013-44375-R"],"award-info":[{"award-number":["TIN2013-44375-R"]}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["FI-DGR 2016"],"award-info":[{"award-number":["FI-DGR 2016"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"FP7 program of the EU","award":["FP7-611404"],"award-info":[{"award-number":["FP7-611404"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Sustain. Comput."],"published-print":{"date-parts":[[2021,7,1]]},"DOI":"10.1109\/tsusc.2018.2886640","type":"journal-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T19:58:13Z","timestamp":1544731093000},"page":"427-440","source":"Crossref","is-referenced-by-count":15,"title":["Fast and Accurate SER Estimation for Large Combinational Blocks in Early Stages of the Design"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1204-1841","authenticated-orcid":false,"given":"Marti","family":"Anglada","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4542-204X","authenticated-orcid":false,"given":"Ramon","family":"Canal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4955-7235","authenticated-orcid":false,"given":"Juan L.","family":"Aragon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0009-0996","authenticated-orcid":false,"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5994537"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.08.006"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2017.7910618"},{"key":"ref32","first-page":"269","article-title":"Reliability modeling of nanoelectronic circuits","author":"han","year":"2005","journal-title":"Proc IEEE Nanotechnology Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751833"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.031"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/QRS-C.2017.34"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604661"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5365-0"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594200"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580406"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.002"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220386"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3035496"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483337"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1987.0019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref65","year":"0"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1111\/j.2044-8317.1992.tb00993.x"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397276"},{"key":"ref67","author":"winston","year":"2000","journal-title":"Simulation Modeling Using Risk"},{"key":"ref68","article-title":"OPA: Out-of-order superscalar soft CPU","author":"terpstra","year":"2015","journal-title":"Proc Ontology Router Configuration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000254"},{"key":"ref22","first-page":"831","article-title":"Accurate statistical soft error rate (SSER) analysis using a quasi-Monte Carlo framework with quality cell models","author":"kuo","year":"2010","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.18"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.143"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.262"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009139"},{"key":"ref50","first-page":"1","article-title":"Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales","author":"ebrahimi","year":"2014","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548935"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/12.30854"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0959"},{"key":"ref56","author":"michael","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/136035.136043"},{"key":"ref53","first-page":"397","article-title":"VICTOR: A fast VLSI testability analysis program","author":"ratiu","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2645479"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2655079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/32.44380"},{"key":"ref40","first-page":"497","article-title":"Soft error derating computation in sequential circuits","author":"asadi","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref12","author":"mukherjee","year":"2011","journal-title":"Architecture Design for Soft Errors"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.64"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837406"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391703"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090770"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574519"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.48"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341610"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569532"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2011.94"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488755"},{"key":"ref48","first-page":"217","article-title":"A Detailed Methodology to Compute Soft Error Rates in Advanced Technologies","author":"marc riera","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2544173.2509546"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391702"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229822"},{"key":"ref44","first-page":"237","article-title":"Reliable software for unreliable hardware: Embedded code generation aiming at reliability","author":"shafique","year":"2011","journal-title":"Proc IEEE Int Conf Hardware\/Software Codes and Syst Synthesis"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229818"}],"container-title":["IEEE Transactions on Sustainable Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274860\/9531050\/08574935.pdf?arnumber=8574935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:22Z","timestamp":1652194462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8574935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,1]]},"references-count":68,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tsusc.2018.2886640","relation":{},"ISSN":["2377-3782","2377-3790"],"issn-type":[{"value":"2377-3782","type":"electronic"},{"value":"2377-3790","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,1]]}}}