{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T23:23:33Z","timestamp":1774653813817,"version":"3.50.1"},"reference-count":80,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1547035"],"award-info":[{"award-number":["CCF-1547035"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1547036"],"award-info":[{"award-number":["CCF-1547036"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1702980"],"award-info":[{"award-number":["CCF-1702980"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Sustain. Comput."],"published-print":{"date-parts":[[2021,4,1]]},"DOI":"10.1109\/tsusc.2020.2981340","type":"journal-article","created":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T20:40:35Z","timestamp":1584477635000},"page":"274-288","source":"Crossref","is-referenced-by-count":22,"title":["ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5067-5522","authenticated-orcid":false,"given":"Yuan","family":"Li","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196068"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927203"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00048"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835941"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875476"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783734"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322274"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080249"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317768"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref78","first-page":"1166","article-title":"High-performance, energy-efficient, fault-tolerant network-on-chip design using reinforcement learnin","author":"wang","year":"2019","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897650"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593242"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380475"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"ref64","first-page":"63","article-title":"A 4.6tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumary","year":"2007","journal-title":"Proc 25th IEEE Int Conf Comput Des"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref65","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.micpro.2017.08.007","article-title":"Pronoc: A low latency network-on-chip based many-core system-on-chip prototyping platform","volume":"54","author":"monemi","year":"2017","journal-title":"J Microprocessors and Microsystems"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215455"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/71.205650"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564961"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147124"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2570428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.57"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783731"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.164"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref26","first-page":"390","article-title":"TS-router: On maximizing the quality-of-allocation in the on-chip network","author":"chang","year":"2013","journal-title":"Proc 19th IEEE Int Symp High-Perform Comput Architecture"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1145\/1816038.1815976","article-title":"Aérgia: Exploiting packet latency slack in on-chip networks","author":"das","year":"2010","journal-title":"Proc ACM\/IEEE Int Symp Computer Architecture"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.102"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref58","article-title":"Lists of instruction latencies, throughputs and micro-operation breakdowns for intel, amd and via CPUs","author":"fog","year":"2018"},{"key":"ref57","author":"haykin","year":"1994","journal-title":"Neural Networks A Comprehensive Foundation"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/964725.633035"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/205511.205512"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2001.904965"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196087"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2377677.2377757"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378671"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079088"},{"key":"ref15","author":"peh","year":"2009","journal-title":"On-Chip Networks"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.33"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2783918"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2968068"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218654"},{"key":"ref7","first-page":"457","article-title":"Heterogeneous system coherence for integrated CPU-GPU systems","author":"power","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) MICRO"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744879"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797388"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130222"},{"key":"ref41","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"2008","journal-title":"Proc 14th IEEE Int Symp High-Perform Comput Architecture"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070006"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"}],"container-title":["IEEE Transactions on Sustainable Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/7274860\/9448584\/9039678-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274860\/9448584\/09039678.pdf?arnumber=9039678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:23Z","timestamp":1652194463000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9039678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,1]]},"references-count":80,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tsusc.2020.2981340","relation":{},"ISSN":["2377-3782","2377-3790"],"issn-type":[{"value":"2377-3782","type":"electronic"},{"value":"2377-3790","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,1]]}}}