{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T05:28:59Z","timestamp":1786426139361,"version":"build-2736575974"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Sustain. Comput."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/tsusc.2026.3703817","type":"journal-article","created":{"date-parts":[[2026,6,15]],"date-time":"2026-06-15T19:49:21Z","timestamp":1781552961000},"page":"439-452","source":"Crossref","is-referenced-by-count":0,"title":["UlpFIFO: A 32nm 8-Bit 5.2-$\\mathrm{\\mu }$W Asynchronous FIFO With Hybrid Power Management for Edge Computing"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-6468-486X","authenticated-orcid":false,"given":"Subhadeep","family":"Nag","sequence":"first","affiliation":[{"name":"National Institute of Technology Durgapur","place":["Durgapur, West Bengal, India"],"department":["Department of Electronics and Communication Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3359-273X","authenticated-orcid":false,"given":"Suman Kalyan","family":"Porel","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur","place":["Durgapur, West Bengal, India"],"department":["Department of Electronics and Communication Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9247-9009","authenticated-orcid":false,"given":"Aniruddha","family":"Chandra","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur","place":["Durgapur, West Bengal, India"],"department":["Department of Electronics and Communication Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9403-4724","authenticated-orcid":false,"given":"Hemanta Kumar","family":"Mondal","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur","place":["Durgapur, West Bengal, India"],"department":["Department of Electronics and Communication Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.4236\/eng.2024.163007"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3418769"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/elex.20.20230354"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3220660"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3409648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL68686.2025.00021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iSES58672.2023.00066"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS49469.2020.239548"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3572772"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/fi11040100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT58313.2023.10245047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011912"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.54097\/hset.v38i.5983"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"issue":"2","key":"ref17","first-page":"106","article-title":"A review of clock gating techniques","volume":"1","author":"Kathuria","year":"2011","journal-title":"Int. J. Electron. Commun. Eng."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iSES63344.2024.00026"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/iSES63344.2024.00085"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693268"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2021.3049705"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2886382"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2022.3213469"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2019.2943142"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS51424.2020.9265139"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2017.2742219"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2017.2651159"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2023.3325268"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2023.3273852"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2017.08.005"},{"issue":"2","key":"ref32","first-page":"573","article-title":"Advancements in asynchronous FIFO design: A review of recent innovations and trends","volume":"10","author":"Chandu","year":"2023","journal-title":"Int. J. Res. Anal. Rev."},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2010.5623526"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2023.3313770"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041338"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2946348"},{"key":"ref37","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","volume-title":"Proc. Synopsys Users Group Conf.","author":"Cummings"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1117\/12.2672684"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853689"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204782"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980681"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2597215"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA66444.2025.11383489"},{"key":"ref44","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2008"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.3390\/mi14071371"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"}],"container-title":["IEEE Transactions on Sustainable Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/7274860\/11647297\/11563905.pdf?arnumber=11563905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T04:52:57Z","timestamp":1786423977000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tsusc.2026.3703817","relation":{},"ISSN":["2377-3782","2377-3790"],"issn-type":[{"value":"2377-3782","type":"electronic"},{"value":"2377-3790","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}