{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T11:40:03Z","timestamp":1743334803145,"version":"3.40.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tvlsi.2002.1043326","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"230-239","source":"Crossref","is-referenced-by-count":15,"title":["Microarchitecture-level power management"],"prefix":"10.1109","volume":"10","author":[{"given":"A.","family":"Iyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Marculescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"288","article-title":"System-level power optimization: Techniques and tools","volume-title":"Proc. Int. Symp. Low-Power Electronics Design","author":"Benini"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313856"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313860"},{"volume-title":"Compaq, Intel, Microsoft, Phoenix and Toshiba","year":"2000","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280790"},{"volume-title":"The Technology Behind Crusoe Processors","year":"2000","author":"Klaiber","key":"ref6"},{"key":"ref7","first-page":"83","article-title":"Wattch: A framework for architectural-level power analysis and optimizations","volume-title":"Proc. Int. Symp. Comput. Architecture (ISCA)","author":"Brooks"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"ref11","first-page":"253","article-title":"Profile driven code execution for low power dissipation","volume-title":"Proc. Int. Symp. Low-Power Electronics Design","author":"Marculescu"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344522"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694788"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"article-title":"Using IPC variation in workloads with externally specified rates to reduce power consumption","volume-title":"Proc. Workshop Complexity Effective Design","author":"Ghiasi","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765946"},{"volume-title":"Quantifying the Complexity of Superscalar Processors","year":"1996","author":"Palacharla","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"volume-title":"An Enhanced Access and Cycle Time Model for On-Chip Caches","year":"1994","author":"Wilton","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1997.584744"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/22365\/01043326.pdf?arnumber=1043326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T11:09:59Z","timestamp":1743332999000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1043326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2002.1043326","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}