{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:12:42Z","timestamp":1774800762939,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tvlsi.2002.1043328","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"253-266","source":"Crossref","is-referenced-by-count":31,"title":["Cosimulation-based power estimation for system-on-chip design"],"prefix":"10.1109","volume":"10","author":[{"given":"M.","family":"Lajolo","sequence":"first","affiliation":[]},{"given":"A.","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"S.","family":"Dey","sequence":"additional","affiliation":[]},{"given":"L.","family":"Lavagno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"ref3","volume-title":"Dynamic Power Management: Design Techniques and CAD Tools","author":"Benini","year":"1997"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6319-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5433-2"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482457"},{"key":"ref9","first-page":"288","article-title":"System-level power optimization: Techniques and tools","volume-title":"Proc. Int. Symp. Low Power Electronics & Design","author":"Benini"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597234"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597235"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724464"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.678887"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781296"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313928"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1994.204143"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"ref20","article-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","author":"Buck","year":"1994","journal-title":"Int. J. Comput. Simulation Special Issue Simulation Software Manage."},{"key":"ref21","first-page":"2475","article-title":"Fast instruction cache simulation strategies for hardware\/software co-design","volume":"E82-A","author":"Lajolo","year":"1999","journal-title":"IEICE Trans. Fundamental Electronics, Commun. Comput. Sci."},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666239"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666248"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545662"},{"key":"ref25","volume-title":"Compilers-Principles, Techniques and Tool","author":"Aho","year":"1986"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597212"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.219908"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.771179"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643582"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/22365\/01043328.pdf?arnumber=1043328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:17:28Z","timestamp":1744517848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1043328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2002.1043328","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}