{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T09:11:01Z","timestamp":1742893861050,"version":"3.40.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tvlsi.2002.1043333","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"301-308","source":"Crossref","is-referenced-by-count":13,"title":["Extended TSPC structures with double input\/output data throughput for gigahertz CMOS circuit design"],"prefix":"10.1109","volume":"10","author":[{"given":"S.","family":"Joao Navarro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.A.M.","family":"Van Noije","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35311-1_14"},{"volume-title":"Design techniques for high speed CMOS ASIC\u2019s","year":"1998","author":"Navarro","key":"ref2"},{"volume-title":"Principles of CMOS VLSI design","year":"1993","author":"Weste","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"volume-title":"NORA: a racefree CMOS technique for register transfer systems","year":"1984","author":"Gon\u00e7alves","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052831"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.519920"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.1993.693100"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SBMOMO.1995.509597"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665207"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.90071"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.509860"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.720406"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.792614"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.736661"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/22365\/01043333.pdf?arnumber=1043333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T08:38:33Z","timestamp":1742891913000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1043333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2002.1043333","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}