{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:32:20Z","timestamp":1783611140632,"version":"3.55.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tvlsi.2002.1043335","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"319-326","source":"Crossref","is-referenced-by-count":59,"title":["On-chip decoupling capacitor optimization using architectural level prediction"],"prefix":"10.1109","volume":"10","author":[{"given":"M.D.","family":"Pant","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Pant","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.S.","family":"Wills","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Circuits, Interconnections and Packaging for VLSI","author":"Bakoglu","year":"1990"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599458"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277227"},{"key":"ref4","article-title":"Semiconductor Industry Assoc","year":"1999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6041-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337355"},{"key":"ref7","first-page":"156","article-title":"A methodology for the placement and optimization of decoupling capacitors for gigahertz systems","volume-title":"Proc. Int. Conf. VLSI Design","author":"Choi"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1995.524641"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784476"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597177"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880751"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"ref13","article-title":"Cool chips tutorial","volume-title":"Proc. Symp. MicroArchitecture","author":"Grunwald"},{"issue":"6","key":"ref14","volume-title":"Microprocessor Report","volume":"11","author":"Gewnnap","year":"1997"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref16","article-title":"MIPS IV Instruction Set, Revision 3.1","author":"Price","year":"1995"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1994.594099"},{"key":"ref18","volume-title":"Meta-Software Inc.","year":"1996"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/22365\/01043335.pdf?arnumber=1043335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:19:37Z","timestamp":1744517977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1043335\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2002.1043335","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}