{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T05:10:02Z","timestamp":1744521002275,"version":"3.40.4"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tvlsi.2002.1043339","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"363-373","source":"Crossref","is-referenced-by-count":16,"title":["An ultra-fast instruction set simulator"],"prefix":"10.1109","volume":"10","author":[{"family":"Jianwen Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.D.","family":"Gajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1994.204143"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.32388\/ogpq88"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1995.527490"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761137"},{"volume-title":"Computer Organization and Design: The Hardware-Software Interface (Appendix A, by James R. Larus)","year":"1993","author":"Hennessy","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-444-81641-2.50034-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2323-9_8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760028"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143520"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/151220.151227"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/WCRE.1996.558851"},{"key":"ref14","first-page":"114","article-title":"Instruction retargeting based on the state pair notation","volume-title":"Asia Pacific Conf. Hardware Description Languages","author":"Kao"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.671403"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231411"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380210906"},{"volume-title":"The SPARC Architectural Manual: Version 8","year":"1992","author":"Weaver","key":"ref18"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/22365\/01043339.pdf?arnumber=1043339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:34:08Z","timestamp":1744518848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1043339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2002.1043339","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}