{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:10:32Z","timestamp":1767183032588},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/tvlsi.2008.2000249","type":"journal-article","created":{"date-parts":[[2008,5,20]],"date-time":"2008-05-20T16:11:34Z","timestamp":1211299894000},"page":"620-627","source":"Crossref","is-referenced-by-count":24,"title":["Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering"],"prefix":"10.1109","volume":"16","author":[{"given":"Hidehiro","family":"Fujiwara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Noguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junichi","family":"Miyakoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichiro","family":"Murachi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiro","family":"Morita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Kawaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiko","family":"Yoshimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808291"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3492"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493902"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.4.749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.559"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref1","year":"2005","journal-title":"International Technology Roadmap for Semiconductors"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4526712\/04526714.pdf?arnumber=4526714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:05Z","timestamp":1638201365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4526714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000249","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,6]]}}}