{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T00:05:20Z","timestamp":1772064320794,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/tvlsi.2008.2000254","type":"journal-article","created":{"date-parts":[[2008,5,20]],"date-time":"2008-05-20T20:11:34Z","timestamp":1211314294000},"page":"693-706","source":"Crossref","is-referenced-by-count":61,"title":["Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code"],"prefix":"10.1109","volume":"16","author":[{"given":"Juan-Carlos","family":"Baraza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joaqu\u00cdn","family":"Gracia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sara","family":"Blanc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro-J.","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"1994","journal-title":"IEEE Standard VHDL Language Reference Manual"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558255"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1998.689467"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF00133499"},{"key":"ref14","first-page":"240","author":"armstrong","year":"1992","journal-title":"Performance and Fault Modelling with VHDL"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.544533"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556957"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557132"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814958"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/32.44380"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"ref5","year":"2003","journal-title":"Fault Injection Techniques and Tools for VLSI Reliability Evaluation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856615"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614074"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1007\/11408901_28","author":"gil","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.05.005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(01)00036-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030194"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00128-3"},{"key":"ref23","first-page":"159","author":"gil","year":"2003","journal-title":"Fault Injection Techniques and Tools for VLSI Reliability Evaluation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2005.1568808"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558244"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4526712\/04515957.pdf?arnumber=4515957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:05Z","timestamp":1638219365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4515957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000254","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,6]]}}}