{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:32:10Z","timestamp":1694633530353},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/tvlsi.2008.2000255","type":"journal-article","created":{"date-parts":[[2008,5,20]],"date-time":"2008-05-20T20:11:34Z","timestamp":1211314294000},"page":"707-713","source":"Crossref","is-referenced-by-count":4,"title":["Data Handling Limits of On-Chip Interconnects"],"prefix":"10.1109","volume":"16","author":[{"given":"Rohit","family":"Singhal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gwan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabi N.","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466121"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946705"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268974"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347891"},{"key":"ref16","first-page":"325","article-title":"low power coupling-based encoding for on-chip buses","volume":"2","author":"ghoneima","year":"2004","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268834"},{"key":"ref4","first-page":"365","article-title":"noise analysis under capacitive and inductive coupling for high speed circuits","author":"choi","year":"2002","journal-title":"Proc Electron Design Test Appl"},{"key":"ref3","first-page":"172","article-title":"on-chip inductance modeling of vlsi interconnects","author":"qi","year":"2000","journal-title":"Proc Solid-State Circuits Conf"},{"key":"ref6","author":"grover","year":"1962","journal-title":"Inductance Calculations Working Formulas and Tables"},{"key":"ref5","first-page":"810","article-title":"Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects","author":"tanji","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560086"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158094"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955012"},{"key":"ref9","first-page":"1324","article-title":"an time algorithm for optimal buffer insertion with buffer types","volume":"2","author":"li","year":"2005","journal-title":"Proc Design Autom Test Eur"},{"key":"ref1","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466144"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.76"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.134"},{"key":"ref24","author":"gallager","year":"1968","journal-title":"Information Theory and Reliable Communication"},{"key":"ref23","first-page":"310","article-title":"information theoretic approach to address delay and reliability in long onchip interconnects","author":"singhal","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/18.45284"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4526712\/04526716.pdf?arnumber=4526716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:05Z","timestamp":1638219365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4526716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000255","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,6]]}}}