{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:39:28Z","timestamp":1742384368030},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/tvlsi.2008.2000258","type":"journal-article","created":{"date-parts":[[2008,5,20]],"date-time":"2008-05-20T20:11:34Z","timestamp":1211314294000},"page":"766-770","source":"Crossref","is-referenced-by-count":7,"title":["Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid"],"prefix":"10.1109","volume":"16","author":[{"given":"Sampo","family":"Tuuna","sequence":"first","affiliation":[]},{"given":"Li-Rong","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Jouni","family":"Isoaho","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"paul","year":"1994","journal-title":"Analysis of Multiconductor Transmission Lines"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/22.536026"},{"key":"ref11","author":"djordjevic","year":"1999","journal-title":"LINPAR for Windows Matrix Parameters for Multiconductor Transmission Lines Software and User's Manual"},{"key":"ref5","author":"granzow","year":"1998","journal-title":"Digital Transmission Lines Computer Modelling and Analysis"},{"key":"ref12","first-page":"285","author":"liljeberg","year":"2004","journal-title":"Interconnect-Centric Design for Advanced SoC and NoC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2007.4374442"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855973"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/6040.846649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/6040.938290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800533"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4526712\/04515958.pdf?arnumber=4515958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:05Z","timestamp":1638219365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4515958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000258","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,6]]}}}