{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:26:57Z","timestamp":1773156417545,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/tvlsi.2008.2000450","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T16:47:07Z","timestamp":1217350027000},"page":"999-1008","source":"Crossref","is-referenced-by-count":51,"title":["Cost-Efficient SHA Hardware Accelerators"],"prefix":"10.1109","volume":"16","author":[{"given":"R.","family":"Chaves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Kuzmanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"577","volume":"2438","author":"ting","year":"2002","journal-title":"FPL"},{"key":"ref11","first-page":"324","article-title":"a 1 gbit\/s partially unrolled architecture of hash functions sha-1 and sha-512","author":"lien","year":"2004","journal-title":"Proc CT-RSA"},{"key":"ref12","first-page":"54","article-title":"networking data integrity: high speed architectures and hardware implementations","volume":"1","author":"sklavos","year":"2003","journal-title":"Int Arab J Inf Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.70"},{"key":"ref14","first-page":"591","volume":"3728","author":"michail","year":"2005","journal-title":"PATMOS"},{"key":"ref15","first-page":"425","article-title":"rescheduling for optimized sha-1 calculation","author":"chaves","year":"2006","journal-title":"Proc SAMOS Workshop Comput Syst Arch Model Simulation"},{"key":"ref16","first-page":"298","article-title":"improving sha-2 hardware implementations","author":"chaves","year":"2006","journal-title":"Workshop Cryptographic Hardw Embedded Syst (CHES)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref18","year":"1993","journal-title":"Announcing the standard for secure hash standard"},{"key":"ref19","year":"2002","journal-title":"The Keyed-Hash Message Authentication Code (HMAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269207"},{"key":"ref3","year":"2002","journal-title":"FIPS 180-2 secure hash standard (SHS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989053"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.36"},{"key":"ref8","first-page":"311","article-title":"efficient single-chip implementation of sha-384 & sha-512","author":"mcloone","year":"2002","journal-title":"Proc IEEE Int Conf Field-Program Technol"},{"key":"ref7","first-page":"75","volume":"2433","author":"grembowski","year":"2002","journal-title":"ISC"},{"key":"ref2","first-page":"17","volume":"3621","author":"wang","year":"2005","journal-title":"Crypto"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0086-5"},{"key":"ref1","author":"klima","year":"2005","journal-title":"Finding MD5 collisions-A toy for a notebook"},{"key":"ref20","year":"2005","journal-title":"SHA-1 secure hash algorithm cryptoprocessor core"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206214"},{"key":"ref21","year":"2005","journal-title":"Fast SHA-1 hash core for Xilinx FPGA"},{"key":"ref24","first-page":"275","article-title":"the molen -coded processor","volume":"2147","author":"vassiliadis","year":"2001","journal-title":"Proc 16th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref23","year":"2005","journal-title":"Fast SHA-2 (256) hash core for Xilinx FPGA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639441"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4570466\/04560238.pdf?arnumber=4560238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:06Z","timestamp":1638219366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4560238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":25,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000450","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,8]]}}}