{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:51Z","timestamp":1774801731252,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/tvlsi.2008.2000456","type":"journal-article","created":{"date-parts":[[2008,7,3]],"date-time":"2008-07-03T10:37:20Z","timestamp":1215081440000},"page":"882-893","source":"Crossref","is-referenced-by-count":40,"title":["Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues"],"prefix":"10.1109","volume":"16","author":[{"given":"Aman","family":"Gayasen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arifur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360300"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1149\/1.1904506"},{"key":"ref32","article-title":"thermal characterization of bare-die stacked modules with cu through-vias","author":"yamaji","year":"2001","journal-title":"Electron Components Technol Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref30","year":"2006","journal-title":"Altera product datasheets"},{"key":"ref37","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-48302-1_28","article-title":"a new switch block for segmented fpgas","author":"masud","year":"1999","journal-title":"Proc Int Workshop Field Programmable Logic and Appl"},{"key":"ref36","author":"wilton","year":"1997","journal-title":"Architecture and Algorithms for field-programmable gate arrays with embedded memory"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267682"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378464"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.475968"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.920832"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"key":"ref14","article-title":"wiring requirement and three-dimensional integration of field-programmable gate arrays","author":"rahman","year":"2001","journal-title":"Proc Int Workshop Syst -Level Interconnect Prediction"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1053355.1053371"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296530"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref19","article-title":"a case for thermal-aware floorplanning at the microarchitectural level","volume":"7","author":"sankaranarayanan","year":"2005","journal-title":"J Instruction-Level Parallelism"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808011"},{"key":"ref4","first-page":"24","article-title":"designing for power budgets and effective thermal management","volume":"56","author":"telikepalli","year":"2006","journal-title":"Xcell J"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466456"},{"key":"ref6","year":"2006","journal-title":"Xilinx products documentation"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.78"},{"key":"ref5","year":"2004","journal-title":"Thermal management for 90-nm FPGAs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.66"},{"key":"ref2","year":"2003","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2944.778313"},{"key":"ref1","author":"gupta","year":"2005","journal-title":"Techniques for producing 3D ICs with high-density interconnect"},{"key":"ref20","article-title":"temperature aware floorplanning","author":"han","year":"2005","journal-title":"2nd Workshop Temperature-Aware Comput Syst (TACS-2)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640018"},{"key":"ref42","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref41","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Proc Int Workshop Field Programmable Logic and Appl"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.136"},{"key":"ref44","article-title":"thermal characterization and optimization in platform fpgas","author":"sundararajan","year":"2006","journal-title":"IEEE Int Conf Comput -Aided Des"},{"key":"ref26","article-title":"thermal via planning for 3-d ic's","author":"cong","year":"2005","journal-title":"IEEE Int Conf Comput -Aided Des"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4553745\/04539804.pdf?arnumber=4539804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:06Z","timestamp":1638201366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4539804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":44,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000456","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,7]]}}}