{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,11]],"date-time":"2024-04-11T05:08:34Z","timestamp":1712812114903},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/tvlsi.2008.2000457","type":"journal-article","created":{"date-parts":[[2008,7,3]],"date-time":"2008-07-03T14:37:20Z","timestamp":1215095840000},"page":"830-836","source":"Crossref","is-referenced-by-count":11,"title":["Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers"],"prefix":"10.1109","volume":"16","author":[{"given":"Flavio","family":"Carbognani","sequence":"first","affiliation":[]},{"given":"Felix","family":"Buergin","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Felber","sequence":"additional","affiliation":[]},{"given":"Hubert","family":"Kaeslin","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Fichtner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.523705"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382305"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"key":"ref13","first-page":"41","article-title":"glitch-free design of low power asics using customized resistive feedthrough cells","author":"uppalapati","year":"2005","journal-title":"Proc 9th IEEE VLSI Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382137"},{"key":"ref15","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits"},{"key":"ref16","author":"parhami","year":"2000","journal-title":"Computer Arithmetic"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808446"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206204"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510609"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881218"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840765"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.748208"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4553745\/04539809.pdf?arnumber=4539809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:06Z","timestamp":1638219366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4539809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":18,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000457","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,7]]}}}