{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T21:05:30Z","timestamp":1775682330534,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/tvlsi.2008.2000460","type":"journal-article","created":{"date-parts":[[2008,7,3]],"date-time":"2008-07-03T10:37:20Z","timestamp":1215081440000},"page":"861-873","source":"Crossref","is-referenced-by-count":9,"title":["Case Study of Reliability-Aware and Low-Power Design"],"prefix":"10.1109","volume":"16","author":[{"given":"Shengqi","family":"Yang","sequence":"first","affiliation":[{"name":"Digital Home Group, Intel Corp., Chandler, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenping","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiehan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Wolf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880764"},{"key":"ref38","first-page":"627","article-title":"Leakage power optimization techniques for ultra deep sub-micron multi-level caches","author":"kim","year":"2003","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/92.994983"},{"key":"ref32","first-page":"15","article-title":"dual-v\/sub t\/ sram cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 \/spl mu\/m technology generation","author":"hamzaoglu","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871514"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"ref37","first-page":"70","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2000.892751"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566422"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816139"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012671"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349331"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.871318"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.258"},{"key":"ref21","author":"papoulis","year":"0","journal-title":"Probability random variables and stochastic processes"},{"key":"ref24","first-page":"219","article-title":"Drowsy instruction caches","author":"kim","year":"2002","journal-title":"Proc IEEE\/ACM Int Symp Microarch"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref11","article-title":"Using IPC variation in workload with externally specified rates to reduce power consumption","author":"ghiasi","year":"2000","journal-title":"Workshop on Complexity Effective Design (Held in conjunction with ISCA)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688035"},{"key":"ref12","first-page":"259","article-title":"Historical trend in alpha-particle induced soft error rates of the alphaTM microprocessor","author":"seifert","year":"2001","journal-title":"Proc IEEE Int Symp Reliability Physics"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979501"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183141"},{"key":"ref15","article-title":"The effect of threshold voltages on soft error rate","author":"degalahal","year":"2003","journal-title":"Proc Int Conf Quality Electron Des"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241499"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382553"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0119"},{"key":"ref19","year":"0","journal-title":"Berkeley predictive technology model"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref3","first-page":"321","article-title":"An electrically robust method for placing power gating switches in voltage islands","author":"kozhaya","year":"2004","journal-title":"Proc Conf Custom Integr Circuits"},{"key":"ref6","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996718"},{"key":"ref49","year":"2008","journal-title":"MCNC floor-plan benchmarks"},{"key":"ref9","first-page":"650","article-title":"Real time dynamic voltage scaling for embedded systems","author":"roy","year":"2004","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref46","first-page":"64","article-title":"Power attack resistant cryptosystem design: A dynamic voltage and frequency switching approach","author":"yang","year":"2005","journal-title":"Proc European Test Conf"},{"key":"ref45","year":"2006","journal-title":"Ise8 0 Manual"},{"key":"ref48","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref47","year":"2004","journal-title":"Simplescalar 11c"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231824"},{"key":"ref41","first-page":"251","article-title":"Dynamic Vth SRAM: A leakage tolerant cache memory for low voltage microprocessors","author":"kim","year":"2002","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/55.338420"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(03)00154-0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4553745\/04553751.pdf?arnumber=4553751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:09:59Z","timestamp":1775678999000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4553751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":49,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000460","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,7]]}}}