{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:35:50Z","timestamp":1694633750627},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/tvlsi.2008.2000525","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T16:47:07Z","timestamp":1217350027000},"page":"1083-1090","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA"],"prefix":"10.1109","volume":"16","author":[{"given":"J.","family":"Noseworthy","sequence":"first","affiliation":[]},{"given":"M.","family":"Leeser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"280","author":"ou","year":"2004","journal-title":"Proc Eng Reconfigurable Systems and Algorithms (ERSA'04)"},{"key":"ref3","first-page":"385","article-title":"software decelerators","author":"keller","year":"2004","journal-title":"Proc 10th Annu IEEE Symp FCCM"},{"key":"ref10","author":"noseworthy","year":"2005","journal-title":"Enabling communications between an FPGA's embedded processor and Its reconfigurable resources"},{"key":"ref6","year":"2005","journal-title":"PowerPC Block Reference Guide"},{"key":"ref11","year":"0","journal-title":"Virtex-4 Multi-Platform FPGA"},{"key":"ref5","author":"lund","year":"2004","journal-title":"PLB vs OCM Comparison Using the Packet Processor Software"},{"key":"ref8","year":"0","journal-title":"S D R Forum FAQ"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/35.747258"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/FPGA.2002.1106659","article-title":"single-chip gigabit mixed-version ip router on a virtex-ii pro","author":"brebner","year":"2002","journal-title":"Proc 10th Annu IEEE Symp Field-Programmable Custom Computing Machines"},{"key":"ref9","year":"2005","journal-title":"Digital Upconverter Product Specification"},{"key":"ref1","year":"2005","journal-title":"Virtex-II Pro and Virtex-II Pro X FPGA User Guide"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4570466\/04560231.pdf?arnumber=4560231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:06Z","timestamp":1638219366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4560231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":11,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000525","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,8]]}}}