{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:34:52Z","timestamp":1758893692158},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/tvlsi.2008.2000673","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T12:47:07Z","timestamp":1217335627000},"page":"1021-1034","source":"Crossref","is-referenced-by-count":63,"title":["TDM Virtual-Circuit Configuration for Network-on-Chip"],"prefix":"10.1109","volume":"16","author":[{"given":"Zhonghai","family":"Lu","sequence":"first","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"reducing peak power and latency in 2d mesh nocs using globally pseudochronous locally synchronous clocking","author":"nilsson","year":"2004","journal-title":"Proc Int Conf Hardware\/Software Codesign and System Synthesis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/71.395401"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/71.595575"},{"key":"ref13","author":"bang-jensen","year":"2000","journal-title":"Digraphs Theory Algorithms and Applications"},{"key":"ref4","article-title":"qnoc: qos architecture and design process for network on chip","author":"bolotin","year":"2003","journal-title":"J Syst Arch"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.81"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/343647.343857","article-title":"bus access optimization for distributed embedded systems based onschedulability analysis","author":"pop","year":"2000","journal-title":"Proc Design Automation and Test in Europe Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref9","article-title":"slot allocation using logical networks for tdm virtual-circuit configuration for network-on-chip","author":"lu","year":"2007","journal-title":"Proc Int Conf Computer-Aided Design (ICCAD'07)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4570466\/04570471.pdf?arnumber=4570471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:06Z","timestamp":1638201366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4570471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000673","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,8]]}}}