{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:30:40Z","timestamp":1774801840956,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/tvlsi.2008.2000726","type":"journal-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T13:32:46Z","timestamp":1217856766000},"page":"1127-1140","source":"Crossref","is-referenced-by-count":129,"title":["Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs"],"prefix":"10.1109","volume":"16","author":[{"given":"A.K.","family":"Coskun","sequence":"first","affiliation":[]},{"given":"T.T.","family":"Rosing","sequence":"additional","affiliation":[]},{"given":"K.A.","family":"Whisnant","sequence":"additional","affiliation":[]},{"given":"K.C.","family":"Gross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04565-7"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871529"},{"key":"ref33","first-page":"94","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268820"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/55.924848"},{"key":"ref30","first-page":"37","article-title":"thermal integrity: a must for low-power ic digital design","author":"santarini","year":"2005","journal-title":"Proc EDN"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1186\/1687-3963-2007-048926"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782831"},{"key":"ref34","year":"0","journal-title":"SLAMD distributed load engine"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268854"},{"key":"ref40","first-page":"16","article-title":"thermal performance challenges from silicon to systems","volume":"23","author":"viswanath","year":"2000","journal-title":"Intel Technol J Q3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.310"},{"key":"ref12","year":"2006","journal-title":"Failure Mechanisms and Models for Semiconductor Devices"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137397"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-004-7038-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229219"},{"key":"ref18","article-title":"investigating the effects of task scheduling on thermal behavior","author":"kursun","year":"2006","journal-title":"Proc TACS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00183-5"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243950"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TOOLS.2000.848748"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349330"},{"key":"ref29","first-page":"1","article-title":"a case for thermal-aware floorplanning at the microarchitectural level","volume":"7","author":"sankaranarayanan","year":"2005","journal-title":"J Instruction-Level Parallelism"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147068"},{"key":"ref9","first-page":"53","article-title":"electronic prognostics through continuous system telemetry","author":"gross","year":"2006","journal-title":"Proc MFPT"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696060"},{"key":"ref22","year":"2004","journal-title":"LP_solve"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379076"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012617"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134674"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1023\/B:MONE.0000048550.31717.c5"},{"key":"ref23","author":"mcdougall","year":"2006","journal-title":"Solaris Performance and Tools"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118416"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379074"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:06Z","timestamp":1638201366000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4586432"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":42,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000726","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}