{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T04:11:59Z","timestamp":1751688719059,"version":"3.41.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/tvlsi.2008.2000730","type":"journal-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T17:32:46Z","timestamp":1217871166000},"page":"1114-1126","source":"Crossref","is-referenced-by-count":9,"title":["A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs"],"prefix":"10.1109","volume":"16","author":[{"given":"Ahmed","family":"Youssef","sequence":"first","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Waterloo, ON"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Waterloo, ON"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Waterloo, ON"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","article-title":"minnespec: a new spec benchmark workload for simulation-based computer architecture research","volume":"1","author":"osowski","year":"2002","journal-title":"Comp Arch Lett"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838023"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818127"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780770"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1013235.1013275","article-title":"Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion","author":"babighian","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183545"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.39"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1535\/itj.1002.03","article-title":"power and thermal management in the intel core duo processor","volume":"10","author":"naveh","year":"2006","journal-title":"Intel Technol J"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.22"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812579"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065717"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref6","first-page":"165","article-title":"enhanced multi-threshold (mtcmos) circuits using variable well bias","author":"kosonocky","year":"2001","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/ISCA.2002.1003558","article-title":"the optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref5","first-page":"141","article-title":"subthreshold leakage modeling and reduction techniques","author":"kao","year":"2002","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.759726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_19"},{"journal-title":"Modern Processor Design Fundamentals of Superscalar Processors","year":"2005","author":"shen","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/LPE.1998.708195","article-title":"Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks","author":"zhanping chen","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0391-0"},{"journal-title":"FPU 100 at Opencores org","year":"2007","author":"al-eryani","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764882"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4603036\/04586433.pdf?arnumber=4586433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T17:53:40Z","timestamp":1751651620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4586433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":32,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000730","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}