{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:19:03Z","timestamp":1694632743566},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/tvlsi.2008.2000732","type":"journal-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T13:32:46Z","timestamp":1217856766000},"page":"1199-1209","source":"Crossref","is-referenced-by-count":7,"title":["Robust Concurrent Online Testing of Network-on-Chip-Based SoCs"],"prefix":"10.1109","volume":"16","author":[{"given":"P.S.","family":"Bhojwani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.N.","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1145\/1278480.1278650","article-title":"a robust protocol for concurrent on-line test (colt) of noc-based systems-on-a-chip","author":"bhojwani","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2005.3"},{"key":"ref12","first-page":"1369","article-title":"test scheduling for network-on-chip with bist and precedence constraints","author":"liu","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.66"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.38"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347865"},{"key":"ref16","year":"0","journal-title":"Online CPU Diagnostics Monitor Version 2 0 User's Guide Sun Microsystems"},{"key":"ref17","first-page":"684","article-title":"route packets, not wires: on-chip interconnection networks","author":"towles","year":"2001","journal-title":"Proc ACM\/IEEE Des Autom Conf (DAC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.12"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1080\/1065514021000012273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829796"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003776"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.35"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1145\/1080695.1070013","article-title":"exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"Proc Int Symp Comput Arch (ISCA)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.41"},{"key":"ref22","year":"2005","journal-title":"Open SystemC Initiative (OSCI)"},{"key":"ref21","year":"0","journal-title":"NoCSim"},{"key":"ref24","year":"0","journal-title":"Embedded System Synthesis Benchmarks Suites (E3S)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref26","author":"sulistyo","year":"2003","journal-title":"Developing Standard Cells for TSMC 0 25um Technology under MOSIS DEEP Rules"},{"key":"ref25","year":"0","journal-title":"Synopsys Design Compiler"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4603036\/04564181.pdf?arnumber=4564181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:07Z","timestamp":1638201367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4564181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000732","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}