{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T07:07:43Z","timestamp":1778656063465,"version":"3.51.4"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tvlsi.2008.2000821","type":"journal-article","created":{"date-parts":[[2008,8,19]],"date-time":"2008-08-19T21:43:28Z","timestamp":1219182208000},"page":"1454-1464","source":"Crossref","is-referenced-by-count":15,"title":["Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis"],"prefix":"10.1109","volume":"16","author":[{"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Casseau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sylvain","family":"Huet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/26.57512"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030839"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410610"},{"key":"ref32","year":"2004","journal-title":"Catapult C synthesis user's and reference manual (Release 2004b)"},{"key":"ref31","author":"elliott","year":"2000","journal-title":"Understanding High-Level Synthesis A Practical Guide to High-Level Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227852"},{"key":"ref36","article-title":"high level ageing vectors management for data intensive applications","author":"corre","year":"2004","journal-title":"Proc Int Conf Signals Electron Syst (ICSES)"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1023\/A:1015341305426","article-title":"pico-npa: high-level synthesis of nonprogrammable hardware accelerators","volume":"31","author":"schreiber","year":"2002","journal-title":"J VLSI Signal Process"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1987.1169777"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528905"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.181"},{"key":"ref13","author":"ellervee","year":"2000","journal-title":"High-level synthesis of control and memory intensive applications"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817116"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1145\/500001.500054","article-title":"synthesis of pipelined memory access controllers for streamed data applications on fpga-based computing engines","author":"park","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988972"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953295"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76917"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998407"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.994988"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629739"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.863637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/76.313138"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582372"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817123"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629737"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527397"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.386218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.371972"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1996.565894"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1994.331783"},{"key":"ref20","first-page":"361","article-title":"a generalized architecture for hardware synthesis of spatio-temporal memory models for image processing systems","author":"norell","year":"2005","journal-title":"Proc 12th Int Workshop Syst Signals Image Process (IWSSIP)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00090-0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515712"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.736567"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224094"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497616"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4655424\/04601486.pdf?arnumber=4601486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4601486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000821","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}