{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:18:09Z","timestamp":1694632689912},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/tvlsi.2008.2000867","type":"journal-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T17:32:46Z","timestamp":1217871166000},"page":"1243-1248","source":"Crossref","is-referenced-by-count":4,"title":["Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors"],"prefix":"10.1109","volume":"16","author":[{"given":"A.","family":"Elyada","sequence":"first","affiliation":[]},{"given":"R.","family":"Ginosar","sequence":"additional","affiliation":[]},{"given":"U.","family":"Weiser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086274"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518092"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1214320"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref14","first-page":"199","article-title":"scheduling for heterogeneous processors in server systems","author":"ghiasi","year":"2005","journal-title":"Proc CF"},{"key":"ref15","author":"elyada","year":"2007","journal-title":"Low complexity policies for energy-performance tradeoff in chip-multi-processors"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.35"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/59.65922"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.48832"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref4","author":"pallipadi","year":"2007","journal-title":"Intel enhanced SpeedStep(R) technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6217-4_15"},{"key":"ref5","first-page":"76","article-title":"the simulation and evaluation of dynamic voltage scaling algorithms","author":"pering","year":"0","journal-title":"Proc ISPLED"},{"key":"ref8","first-page":"5.1","article-title":"exploiting barriers to optimize power consumption of cmps","author":"liu","year":"2005","journal-title":"Proc IPDPS"},{"key":"ref7","first-page":"14","article-title":"the thrifty barrier: energy-aware synchronization in shared-memory multiprocessors","author":"li","year":"0","journal-title":"Proc HPCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"ref1","article-title":"new microarchitecture challenges in the coming generations of cmos process technologies","author":"pollack","year":"1999","journal-title":"32nd Annu ACM\/IEEE Int Symp Microarch"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045055"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347892"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03217-6"},{"key":"ref21","first-page":"125","article-title":"power and performance optimization at the system level","author":"salapura","year":"2005","journal-title":"Proc CF"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017767"},{"key":"ref23","first-page":"275","article-title":"Leakage aware dynamic voltage scaling for real-time embedded systems","author":"jejurikar","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4603036\/04581640.pdf?arnumber=4581640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4581640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000867","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}