{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:20:34Z","timestamp":1694632834694},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/tvlsi.2008.2000870","type":"journal-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T17:32:46Z","timestamp":1217871166000},"page":"1187-1198","source":"Crossref","is-referenced-by-count":4,"title":["An Over-1-Gb\/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics"],"prefix":"10.1109","volume":"16","author":[{"given":"T.","family":"Yoshikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hirata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Ebuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Iwata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Arima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"162","article-title":"a low-jitter 5000 ppm spread spectrum clock generator for multi-channel sata transceiver in 0.18 m cmos","author":"lee","year":"2003","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.962286"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332651"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818577"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.6.1288"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221175"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4603036\/04579740.pdf?arnumber=4579740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4579740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":12,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000870","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,9]]}}}