{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:29:04Z","timestamp":1694633344424},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T00:00:00Z","timestamp":1228089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/tvlsi.2008.2000973","type":"journal-article","created":{"date-parts":[[2008,9,30]],"date-time":"2008-09-30T14:56:19Z","timestamp":1222786579000},"page":"1589-1595","source":"Crossref","is-referenced-by-count":2,"title":["An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration"],"prefix":"10.1109","volume":"16","author":[{"family":"Sungjoon Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tag Gon Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"2004","journal-title":"Virtex-II Pro Platform FPGAs Complete Data Sheet"},{"key":"ref3","author":"li","year":"2002","journal-title":"Configuration management techiniques for reconfigurable computing"},{"key":"ref10","author":"budiu","year":"2003","journal-title":"Spartial computation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213335"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref5","first-page":"64","article-title":"pact xpp a self-reconfigurable data processing architecture","author":"baumgrarte","year":"2001","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e91-d.11.2675"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581210"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4668626\/04636712.pdf?arnumber=4636712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4636712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000973","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12]]}}}