{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:13:02Z","timestamp":1763457182939},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tvlsi.2008.2000994","type":"journal-article","created":{"date-parts":[[2009,7,30]],"date-time":"2009-07-30T14:47:40Z","timestamp":1248965260000},"page":"1-14","source":"Crossref","is-referenced-by-count":41,"title":["Performability\/Energy Tradeoff in Error-Control Schemes for On-Chip Networks"],"prefix":"10.1109","volume":"18","author":[{"given":"Alireza","family":"Ejlali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Rosinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808837"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900742"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"ref30","author":"tanenbaum","year":"2003","journal-title":"Computer Networks"},{"key":"ref37","year":"2003","journal-title":"Pacific Static Noise Analyzer Datasheet"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/43.775633"},{"key":"ref35","first-page":"4","article-title":"a gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"0","journal-title":"Proc ISCAS'06"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870922"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675609"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.2184"},{"key":"ref12","author":"pradhan","year":"1986","journal-title":"Fault-Tolerant Computing Theory and Techniques"},{"key":"ref13","author":"bertozzi","year":"2003","journal-title":"Networks on Chip"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref19","year":"0","journal-title":"45 nm BSIM4 Model Card"},{"key":"ref28","article-title":"on-line reconfigurable self-timed links for fault tolerant noc","author":"lehtonen","year":"2007","journal-title":"DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips"},{"key":"ref4","first-page":"900","article-title":"a survey of techniques for energy efficient on-chip communication","author":"raghunathan","year":"2003","journal-title":"Proc DAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"ref3","first-page":"30 1","author":"ye","year":"2004","journal-title":"Low-Power Electronics Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.96"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.933468"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"ref9","first-page":"170","article-title":"power-aware communication optimization for networks-on-chips with voltage scalable links","author":"dongkun","year":"2004","journal-title":"Proc CODES+ISSS 2004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283698"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.210174"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675654"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311885"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/26.46536"},{"key":"ref26","first-page":"93","article-title":"exploring fault-tolerant network-on-chip architectures","author":"park","year":"2006","journal-title":"Proc DSN'06"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5357587\/05175293.pdf?arnumber=5175293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5175293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2000994","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}