{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,16]],"date-time":"2023-11-16T10:50:59Z","timestamp":1700131859435},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tvlsi.2008.2001427","type":"journal-article","created":{"date-parts":[[2009,7,22]],"date-time":"2009-07-22T14:58:31Z","timestamp":1248274711000},"page":"1334-1339","source":"Crossref","is-referenced-by-count":3,"title":["Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces"],"prefix":"10.1109","volume":"17","author":[{"given":"B.R.","family":"Quinton","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"key":"ref13","year":"1999","journal-title":"AMBA Specification Revision 2 0"},{"key":"ref14","year":"2005","journal-title":"PHY Interface for PCI Express Architecture Version 1 87"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270384"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.14"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref19","year":"0","journal-title":"Xilinx Inc"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929724"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774600"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568553"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.39"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.19"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503073"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841038"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219038"},{"key":"ref20","year":"0","journal-title":"Altera Corp"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5208586\/05170018.pdf?arnumber=5170018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:57Z","timestamp":1633910397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5170018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001427","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}