{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T06:58:04Z","timestamp":1761807484369},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2009,11,1]],"date-time":"2009-11-01T00:00:00Z","timestamp":1257033600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/tvlsi.2008.2001746","type":"journal-article","created":{"date-parts":[[2009,3,19]],"date-time":"2009-03-19T20:06:28Z","timestamp":1237493188000},"page":"1565-1578","source":"Crossref","is-referenced-by-count":38,"title":["A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"17","author":[{"given":"J.W.","family":"Yoon","sequence":"first","affiliation":[]},{"given":"A.","family":"Shrivastava","sequence":"additional","affiliation":[]},{"family":"Sanghyun Park","sequence":"additional","affiliation":[]},{"family":"Minwook Ahn","sequence":"additional","affiliation":[]},{"family":"Yunheung Paek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"ref32","year":"0","journal-title":"Synopsys Corp"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1007\/3-540-57981-8_165","article-title":"the instruction systolic arrayimplementation of a low-cost parallel architecture as add-on board for personal computers","volume":"2","author":"schimmler","year":"1994","journal-title":"Proc Int Conf and Exhibition on High-Performance Computing and Networking (HPCN Europe 1994)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref10","first-page":"28","article-title":"piperench: a co\/processor for streaming multimedia acceleration","author":"goldstein","year":"1999","journal-title":"Proc ISCAS 99"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/224818.224959"},{"key":"ref13","author":"shields","year":"2001","journal-title":"Area efficient layouts of binary trees in grids"},{"key":"ref14","first-page":"12","article-title":"resource sharing and pipelining in coarse-grained reconfigurable architecture for domainspecific optimization","author":"kim","year":"2005","journal-title":"Proc DATE'05"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165646"},{"key":"ref16","first-page":"1875","article-title":"placement for the reconfigurable datapath architecture","volume":"2","author":"lai","year":"2005","journal-title":"Proc ISCAS'05"},{"key":"ref17","author":"lee","year":"2002","journal-title":"Mapping loops on coarse-grain reconfigurable architectures using memory operation sharing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1007\/3-540-45477-2_26","article-title":"the complexity of the matching-cut problem","author":"patrignani","year":"2001","journal-title":"Proc 27th Int Workshop on Graph-Theoretic Concepts in Computer Science (WG'01)"},{"key":"ref4","author":"chen","year":"1992","journal-title":"Programmable arithmetic devices for high speed digital signal processing"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1176760.1176778","article-title":"modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures","author":"park","year":"2006","journal-title":"Proc CASES'06"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"ref6","year":"0","journal-title":"DongbuAnam Semiconductor"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.14"},{"key":"ref7","first-page":"126","article-title":"rapidreconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"Proc FPL 96"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-37623-2_7"},{"key":"ref9","year":"0","journal-title":"GNU Linear Programming Kit"},{"key":"ref1","first-page":"363","article-title":"a spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures","author":"ahn","year":"2006","journal-title":"Proc DATE'06"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref22","first-page":"296","article-title":"exploiting loop-level parallelism on coarsegrained reconfigurable architectures using modulo scheduling","author":"mei","year":"2003","journal-title":"Proc Micro-30"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref26","first-page":"834","article-title":"a novel predication scheme for a simd system-on-chip","author":"paar","year":"2002","journal-title":"Proc EURO-PAR '02"},{"key":"ref25","year":"0","journal-title":"ModelSim 5 7"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5290268\/04801596.pdf?arnumber=4801596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:57Z","timestamp":1633910397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4801596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":34,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001746","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}