{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,12]],"date-time":"2026-04-12T00:14:53Z","timestamp":1775952893123,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T00:00:00Z","timestamp":1228089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/tvlsi.2008.2001941","type":"journal-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T11:23:26Z","timestamp":1227612206000},"page":"1639-1647","source":"Crossref","is-referenced-by-count":67,"title":["Accurate Estimation of SRAM Dynamic Stability"],"prefix":"10.1109","volume":"16","author":[{"given":"DiaaEldin","family":"Khalil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Khellah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam-Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek K.","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"655","article-title":"Erratic fluctuations of SRAM cache Vmin at the 90 nm process technology node","author":"agostinelli","year":"2005","journal-title":"Proc IEEE Int Electron Device Meet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref13","first-page":"474","article-title":"A 3 GHz 70 Mb SRAM in 65 nm CMOS technology with integrated column-based dynamic power supply","author":"zhang","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","first-page":"9","article-title":"Wordline & bitline pulsing schemes for improving SRAM cell stability in low-vcc 65 nm CMOS designs","author":"khellah","year":"2006","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref15","first-page":"15","article-title":"An SRAM design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage","author":"pilo","year":"2006","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref16","first-page":"149","article-title":"Use of different Monte Carlo sampling techniques","author":"kahn","year":"1956","journal-title":"Proc Symp Monte Carlo Methods"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1002\/9780470316511","author":"rubinstein","year":"1981","journal-title":"Simulation and Monte Carlo Method"},{"key":"ref18","first-page":"1","article-title":"Introduction to statistical variation and techniques for design optimization","author":"rohrer","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf Tutorial"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1061\/JMCEA3.0001848","article-title":"Exact and invariant second-moment code format","volume":"100","author":"hasofer","year":"1974","journal-title":"J Engrg Mech Div ASCE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref3","first-page":"338","article-title":"Parameter variation and impact on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"Proc Des Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF00896619"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.645063"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356657"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1993.760235"},{"key":"ref2","first-page":"343","article-title":"Death, Taxes and failing chips","author":"visweswariah","year":"2003","journal-title":"Proc Des Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.2514\/6.1998-4908"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-1948-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.2514\/3.25266"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1080\/15320370108500218"},{"key":"ref23","volume":"ii","author":"ang","year":"1984","journal-title":"Probabilistic Concepts in Engineering Planning and Design Decision Risk and Reliability"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342772"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4668626\/04668629.pdf?arnumber=4668629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:56:07Z","timestamp":1638201367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4668629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001941","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,12]]}}}