{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:02:25Z","timestamp":1771700545580,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tvlsi.2008.2001947","type":"journal-article","created":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T16:14:03Z","timestamp":1228407243000},"page":"66-79","source":"Crossref","is-referenced-by-count":25,"title":["High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors"],"prefix":"10.1109","volume":"17","author":[{"family":"Zhiyi Yu","sequence":"first","affiliation":[]},{"given":"B.M.","family":"Baas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.114"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844540"},{"key":"ref13","first-page":"428","article-title":"An asynchronous array of simple processors for DSP applications","author":"yu","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"ref15","first-page":"258","article-title":"A telecom baseband circuit based on an asynchronous network-on-chip","author":"lattard","year":"2007","journal-title":"Proc ISSCC"},{"key":"ref16","article-title":"TeraOPS hardware: A new massively-parallel MIMD computing fabric IC","author":"jones","year":"2006","journal-title":"Proc HotChips"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/1028176.1006714","article-title":"Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor","author":"oliver","year":"2004","journal-title":"Proc Int Symp Comput Arch"},{"key":"ref18","first-page":"98","article-title":"An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS","author":"vangal","year":"2007","journal-title":"Proc ISSCC"},{"key":"ref19","first-page":"297","article-title":"A full-rate software implementation of an IEEE 802.1 la compliant digital baseband transmitter","author":"meeuwsen","year":"2004","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780794"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493984"},{"key":"ref3","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844305"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref8","first-page":"449","article-title":"Performance of a GALS single-chip multiprocessor","author":"smith","year":"2004","journal-title":"Proc Int Conf Parallel Distrib Process Techn Appl (PDPTA)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871576"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","first-page":"26","article-title":"Optimal partitioning of globally asynchronous locally synchronous processor arrays","author":"upadhyay","year":"2004","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493929"},{"key":"ref20","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"ref21","author":"patterson","year":"1999","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref24","first-page":"378","article-title":"Performance and power analysis of globally asynchronous locally synchronous multi-processor systems","author":"yu","year":"2006","journal-title":"Proc IEEE Comput Soc Ann Symp VLSI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299297"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221151"},{"key":"ref25","author":"sattari","year":"2004","journal-title":"Fast Fourier transform on a distributed digital signal processor"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4717837\/04689315.pdf?arnumber=4689315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4689315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":32,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001947","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}