{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:54:38Z","timestamp":1773406478605,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tvlsi.2008.2001949","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T21:02:01Z","timestamp":1228338121000},"page":"12-21","source":"Crossref","is-referenced-by-count":73,"title":["Low-Power, High-Speed Transceivers for Network-on-Chip Communication"],"prefix":"10.1109","volume":"17","author":[{"given":"D.","family":"Schinkel","sequence":"first","affiliation":[]},{"given":"E.","family":"Mensink","sequence":"additional","affiliation":[]},{"given":"E.","family":"Klumperink","sequence":"additional","affiliation":[]},{"given":"E.","family":"van Tuijl","sequence":"additional","affiliation":[]},{"given":"B.","family":"Nauta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref11","first-page":"186","article-title":"Driver pre-emphasis techniques for on-chip global buses","author":"zhang","year":"2005","journal-title":"Proc Int Symp Low Power Electron Des (ISLPED)"},{"key":"ref12","first-page":"414","article-title":"A 0.28 pJ\/b 2 Gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects","author":"mensink","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893661"},{"key":"ref14","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"ref16","first-page":"280","article-title":"Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects","author":"shah","year":"2002","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref17","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref18","author":"mensink","year":"2007","journal-title":"High-speed global on-chip interconnects and transceivers"},{"key":"ref19","first-page":"185","article-title":"Comparative analysis of serial and parallel links in networks-on-chip","author":"morgenshtein","year":"2004","journal-title":"Proc SOC Conf"},{"key":"ref4","first-page":"152","article-title":"A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","first-page":"98","article-title":"An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS","author":"vangal","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848972"},{"key":"ref8","first-page":"42","article-title":"A 5.1 GHz 0.34 mm 2 router for network-on-chip applications","author":"vangal","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"258","article-title":"A telecom baseband circuit based on an asynchronous network-on-chip","author":"lattard","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.933468"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref23","first-page":"412","article-title":"High-speed and low-energy capacitively-driven on-chip wires","author":"ho","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4717837\/04682589.pdf?arnumber=4682589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:07Z","timestamp":1638219367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4682589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001949","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}