{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T18:57:39Z","timestamp":1780945059265,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tvlsi.2008.2002303","type":"journal-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T19:22:00Z","timestamp":1236367320000},"page":"997-1007","source":"Crossref","is-referenced-by-count":20,"title":["Nanowire Crossbar Logic and Standard Cell-Based Integration"],"prefix":"10.1109","volume":"17","author":[{"family":"Mian Dong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Lin Zhong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"958","DOI":"10.1145\/1278480.1278716","article-title":"automated design of misaligned-carbon-nanotube-immune circuits","author":"patil","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.837849"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820804"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"ref15","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref16","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/nl025875l"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1021\/nl052558g"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"logic gates and computation from assembled nanowire building blocks","volume":"294","author":"huang","year":"2001","journal-title":"Science"},{"key":"ref28","year":"0","journal-title":"ITRS 2007 Executive Summary"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.272.5258.85"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl034268a"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1126\/science.1081940","article-title":"ultrahigh-density nanowire lattices and circuits","volume":"300","author":"melosh","year":"2003","journal-title":"Science"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234339"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1117\/12.351155","article-title":"step and flash imprint lithography: a new approach to high-resolution patterning","volume":"3676","author":"colburn","year":"1999","journal-title":"Proc SPIE"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1021\/nl052110f","article-title":"circuit fabrication at 17 nm half-pitch by nanoimprint lithography","volume":"6","author":"jung","year":"2006","journal-title":"Nano Lett"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1114757"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5504.630"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nature05462"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1363692"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484895"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature04796"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.96.166805"},{"key":"ref23","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nature02674"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1021\/ja063571l"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5170177\/04796293.pdf?arnumber=4796293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2002303","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}