{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T13:51:41Z","timestamp":1721656301882},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tvlsi.2008.2002427","type":"journal-article","created":{"date-parts":[[2009,3,12]],"date-time":"2009-03-12T13:47:20Z","timestamp":1236865640000},"page":"1343-1347","source":"Crossref","is-referenced-by-count":10,"title":["Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications"],"prefix":"10.1109","volume":"17","author":[{"family":"Kyoungwoo Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Issenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Venkatasubramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380799"},{"key":"ref12","author":"phelan","year":"2003","journal-title":"Addressing Soft Errors in ARM Core-Based Designs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"ref4","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Workshop Workload Characterization"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref6","year":"0","journal-title":"HP iPAQ h4000 SeriesSystem Specifications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref8","first-page":"115","article-title":"an error detection and correction scheme for rams with partial-write function","author":"li","year":"2005","journal-title":"Proc IEEE Int Workshop Memory Technol Design Testing"},{"key":"ref7","author":"lee","year":"2008","journal-title":"Partially protected caches to reduce soft error induced failures in multimedia systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5208586\/04799213.pdf?arnumber=4799213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4799213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2002427","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}