{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:54Z","timestamp":1759146534157},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/tvlsi.2008.2002428","type":"journal-article","created":{"date-parts":[[2008,9,24]],"date-time":"2008-09-24T18:01:01Z","timestamp":1222279261000},"page":"1309-1320","source":"Crossref","is-referenced-by-count":43,"title":["A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment"],"prefix":"10.1109","volume":"16","author":[{"given":"T.","family":"Vogt","sequence":"first","affiliation":[]},{"given":"N.","family":"Wehn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"22","article-title":"design and implementation of turbo decoders for software defined radio","author":"yuan","year":"2006","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/PIMRC.1996.567415"},{"key":"ref32","author":"dawid","year":"1996","journal-title":"Algorithmen und Schaltungsarchitekturen zur Maximum a Posteriori Faltungsdecodierung"},{"key":"ref31","year":"2008","journal-title":"?CoWare homepage ?"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/ett.4460080202"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859319"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.48"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4234.848410"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001357"},{"key":"ref10","year":"2008","journal-title":"?PACT XPP Technologies ?"},{"key":"ref11","year":"2008","journal-title":"?Stretch ?"},{"key":"ref12","year":"2006","journal-title":"?Scientific report 2006 Software defined radio flexible air interface ?"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIC.2006.1708006"},{"key":"ref14","first-page":"281","article-title":"the future of mobile computing","author":"ramacher","year":"2006","journal-title":"Proc 6th Int Symp Multiprocessor Syst -on-Chips (MPSoC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320923"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364524"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998304"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352570"},{"key":"ref28","author":"viterbi","year":"1979","journal-title":"Principles of Digital Communication and Coding"},{"key":"ref4","article-title":"hardware-software codesign of a 14.4 mbit64 stateviterbi decoder for an application-specific digital signal processor","author":"hosemann","year":"2003","journal-title":"IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1967.1054010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253653"},{"key":"ref6","year":"2008","journal-title":"?ST Microelectronics greenside platform ?"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1995.524253"},{"key":"ref5","year":"2008","journal-title":"?Synthesis report on the performance and complexity obtained with the HW and SW platforms (D7 2) ?"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803929"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016621"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.37"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269229"},{"key":"ref1","author":"meyr","year":"1998","journal-title":"Digital Communication Receivers"},{"key":"ref20","article-title":"a reconfigurable multi-processor platform for convolutional and turbo decoding","author":"vogt","year":"2006","journal-title":"Reconfig Commun -Centric SoCs (ReCoSoC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2001.955136"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref24","author":"gilbert","year":"2003","journal-title":"Optimized highly parallel architectures for iterative decoding algorithms"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/OCCSC.2002.1029067"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253634"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000047272.75049.0e"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4629336\/04629343.pdf?arnumber=4629343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:08Z","timestamp":1638219368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":38,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2002428","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,10]]}}}