{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:29Z","timestamp":1759147109615},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/tvlsi.2008.2002685","type":"journal-article","created":{"date-parts":[[2008,9,24]],"date-time":"2008-09-24T18:01:01Z","timestamp":1222279261000},"page":"1281-1294","source":"Crossref","is-referenced-by-count":29,"title":["A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors"],"prefix":"10.1109","volume":"16","author":[{"given":"K.","family":"Karuri","sequence":"first","affiliation":[]},{"given":"A.","family":"Chattopadhyay","sequence":"additional","affiliation":[]},{"family":"Xiaolin Chen","sequence":"additional","affiliation":[]},{"given":"D.","family":"Kammler","sequence":"additional","affiliation":[]},{"family":"Ling Hao","sequence":"additional","affiliation":[]},{"given":"R.","family":"Leupers","sequence":"additional","affiliation":[]},{"given":"H.","family":"Meyr","sequence":"additional","affiliation":[]},{"given":"G.","family":"Ascheid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397261"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515759"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185176"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364611"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2006.1660832"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896778"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147179"},{"key":"ref40","author":"holma","year":"2001","journal-title":"WCDMA for UMTS"},{"key":"ref11","article-title":"analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations","author":"bansal","year":"2003","journal-title":"Workshop Arch Specific Processors (WASP)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-006-0016-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1995.486359"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008159121620"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.14"},{"key":"ref19","first-page":"93","article-title":"a software development tool chain for a reconfigurable processor","author":"rosa","year":"2001","journal-title":"Proc Int Conf Compiler Arch Synth Embed Syst (CASES)"},{"key":"ref28","first-page":"312","article-title":"dream: a dynamically reconfigurable architecture for future mobile communications applications","author":"piontek","year":"2000","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466174"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470354"},{"key":"ref6","year":"1999","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242557"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"ref2","author":"grun","year":"1998","journal-title":"EXPRESSION An ADL for System Level Design Exploration"},{"key":"ref9","article-title":"an architecture description language for coarse-grained reconfigurable arrays","author":"schweizer","year":"2007","journal-title":"Workshop Arch Specific Processors (WASP)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307777"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1007\/3-540-44687-7_31","article-title":"crisp: a template for reconfigurable instruction set processors","author":"de beeck","year":"2001","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref22","first-page":"329","article-title":"fine-grained application source code profiling for asip design","author":"karuri","year":"2005","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref21","first-page":"166","article-title":"dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc Int Conf Field Program Technol"},{"key":"ref24","first-page":"256","article-title":"automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243972"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878345"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4629336\/04629341.pdf?arnumber=4629341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:08Z","timestamp":1638219368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2002685","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,10]]}}}