{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:15:02Z","timestamp":1694636102090},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tvlsi.2008.2002993","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T21:02:01Z","timestamp":1228338121000},"page":"151-155","source":"Crossref","is-referenced-by-count":9,"title":["Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"17","author":[{"given":"A.","family":"Lambrechts","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Jayapala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bingfeng Mei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref11","year":"2005","journal-title":"Montium tile processor reference manual"},{"key":"ref12","article-title":"Energy-performance exploration of a CGA-based SDR processor","author":"novo","year":"2006","journal-title":"SDR Forum"},{"key":"ref13","year":"2003","journal-title":"PACT XPP Technologies homepage"},{"key":"ref14","year":"0","journal-title":"Philips SiliconHive Avispa Accelerator"},{"key":"ref15","article-title":"EMPIRE: Empirical power\/area\/timing models for register files","author":"raghavan","year":"2007","journal-title":"Int J Embed Syst"},{"key":"ref16","first-page":"275","article-title":"Reconfigurable computing: The solution to low power programmable DSP","author":"rabaey","year":"1997","journal-title":"Proc ICASSP"},{"key":"ref17","year":"0","journal-title":"The Sandblaster Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref4","first-page":"29","article-title":"Ambient intelligence: Giga-scale dreams and nano-scale realities.","author":"de man","year":"2005","journal-title":"Proc ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref6","first-page":"35","article-title":"Register file architecture optimization in a coarse-grained reconfigurable architecture.","author":"kwok","year":"2005","journal-title":"Proc FCCM"},{"key":"ref5","first-page":"126","article-title":"Rapid—reconfigurable pipelined datapath.","author":"ebeling","year":"1996","journal-title":"Proc FPL"},{"key":"ref8","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures.","author":"mei","year":"2002","journal-title":"Proc FPL"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-48311-X_102","article-title":"The MorphoSys parallel reconfigurable system.","author":"lu","year":"1999","journal-title":"Proc Euro-par"},{"key":"ref2","first-page":"110","article-title":"A power modeling and estimation framework for vliw-based embedded system","volume":"3","author":"benini","year":"2002","journal-title":"ST J System Research"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268891"},{"key":"ref9","first-page":"61","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix.","author":"mei","year":"2003","journal-title":"Proc FPL"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4717837\/04682657.pdf?arnumber=4682657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:08Z","timestamp":1638219368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4682657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2002993","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}