{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T12:23:09Z","timestamp":1791202989645,"version":"4.2.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tvlsi.2008.2003165","type":"journal-article","created":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T16:14:03Z","timestamp":1228407243000},"page":"103-116","source":"Crossref","is-referenced-by-count":53,"title":["Hierarchical Segmentation for Hardware Function Evaluation"],"prefix":"10.1109","volume":"17","author":[{"family":"Dong-U Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.C.C.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.D.","family":"Villasenor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.61"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.21124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.52"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.295859"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.863040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386077"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0021-9045(69)90033-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0021-9045(74)90058-6"},{"key":"ref18","first-page":"422","article-title":"application of lut cascades to numerical function generators","author":"sasao","year":"2004","journal-title":"Proc Synthesis and Systems Integration Mixed Technologies Workshop"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515709"},{"key":"ref4","first-page":"92","article-title":"hierarchical segmentation schemes for function evaluation","author":"lee","year":"2003","journal-title":"Proc IEEE Int Conf Field-Program Technol"},{"key":"ref3","author":"muller","year":"2006","journal-title":"Elementary Functions Algorithms and Implementation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/79.143467"},{"key":"ref5","author":"ercegovac","year":"1994","journal-title":"Division and Square Root Digit Recurrence Algorithms and Implementations"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.54"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008004523235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.201"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.57042"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118394"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1117\/12.455482","article-title":"parameterizing reconfigurable designs for image warping","volume":"4867","author":"jiang","year":"2002","journal-title":"Proc SPIE"},{"key":"ref21","first-page":"428","article-title":"A method to decompose multiple-output logic functions","author":"sasao","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/92.273153"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.106"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4717837\/04689314.pdf?arnumber=4689314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:08Z","timestamp":1638219368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4689314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2003165","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}