{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T17:51:12Z","timestamp":1765993872605},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tvlsi.2008.2003169","type":"journal-article","created":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T16:14:03Z","timestamp":1228407243000},"page":"117-127","source":"Crossref","is-referenced-by-count":8,"title":["Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy\/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning"],"prefix":"10.1109","volume":"17","author":[{"family":"Hua Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"35","article-title":"Methods for true power minimization","author":"brodersen","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050569"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.84943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.109565"},{"key":"ref15","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.365457"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.509876"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.309914"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.020"},{"key":"ref4","first-page":"718","article-title":"Concurrent sizing, Vdd and Vth assignment for low power design","volume":"1","author":"srivastava","year":"2004","journal-title":"Proc DATE"},{"key":"ref27","first-page":"195","article-title":"Managing power and performance for system-on-chip designs using voltage islands","author":"cohn","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356646"},{"key":"ref6","first-page":"382","article-title":"Impact of scaling on the effectiveness of dynamic power reduction schemes","author":"duarte","year":"2002","journal-title":"Proc Comput Des VLSI Comput Processors"},{"key":"ref29","first-page":"914","article-title":"Systematic analysis of energy and delay impact of very deep submicron variability effects in embedded SRAM modules","author":"wang","year":"2005","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231847"},{"key":"ref8","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.987094"},{"key":"ref9","first-page":"158","article-title":"Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization","author":"nguyen","year":"2003","journal-title":"Proc ISLPED"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.309912"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1671","DOI":"10.1109\/TCAD.2003.819423","article-title":"A fanout optimization algorithm based on the effort delay model","volume":"22","author":"peyman","year":"2003","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.335010"},{"key":"ref24","first-page":"211","article-title":"Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization","author":"stojanovic","year":"2002","journal-title":"Proc Euro Solid-State Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859480"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4717837\/04689313.pdf?arnumber=4689313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:56:08Z","timestamp":1638219368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4689313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2003169","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}