{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:26:08Z","timestamp":1758893168044},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tvlsi.2008.2003515","type":"journal-article","created":{"date-parts":[[2009,3,12]],"date-time":"2009-03-12T13:47:20Z","timestamp":1236865640000},"page":"1369-1382","source":"Crossref","is-referenced-by-count":12,"title":["A 186-Mvertices\/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches"],"prefix":"10.1109","volume":"17","author":[{"family":"Chang-Hyo Yu","sequence":"first","affiliation":[]},{"family":"Kyusik Chung","sequence":"additional","affiliation":[]},{"family":"Donghyun Kim","sequence":"additional","affiliation":[]},{"family":"Seok-Hoon Kim","sequence":"additional","affiliation":[]},{"family":"Lee-Sup Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872869"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859330"},{"key":"ref12","first-page":"278","article-title":"a 52.4 mw 3d graphics processor with 141 mvertices\/s vertex shader and 3 power domains of dynamic voltage and frequency scaling","author":"nam","year":"2007","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref13","year":"0","journal-title":"IEEE 754"},{"key":"ref14","year":"0","journal-title":"OpenGL ES 2 0"},{"key":"ref15","year":"0","journal-title":"Shader model 3 0"},{"key":"ref16","first-page":"408","article-title":"a 120 mvertices\/sec multi-threaded vliw vertex processor for mobile multimedia applications","author":"yu","year":"2006","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373401"},{"key":"ref18","author":"moller","year":"2004","journal-title":"Real-Time Rendering Second Edition"},{"key":"ref19","first-page":"579","article-title":"a 186 mvertices\/s 161 mw floating-point vertex processor for mobile graphics systems","author":"yu","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref28","first-page":"ii 512","article-title":"a hardware-like high-level language based environment for 3d graphics architecture exploration","author":"lee","year":"2003","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821781"},{"key":"ref27","year":"0","journal-title":"FX Composer 1 8"},{"key":"ref3","article-title":"sc10: a video processor and pixel shading gpu for handheld devices","author":"hutchins","year":"2004","journal-title":"Int Symp High Performance Chips (Hotchips 16)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332729"},{"key":"ref5","year":"0","journal-title":"PowerVR MBX HR-S"},{"key":"ref8","article-title":"a 90 nm embedded dram single chip lsi with a 3d graphics, h.264 codec engine, and a reconfigurable processor","author":"okabe","year":"2004","journal-title":"Int Symp High Performance Chips (Hotchips 16)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332730"},{"key":"ref2","first-page":"60","article-title":"3-d graphics lsi core for mobile phone: z3d","author":"kameyama","year":"2003","journal-title":"Proc SIGGRAPH\/Eurographics Workshop Graphics Hardware"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541596"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.924857"},{"key":"ref20","first-page":"1908","article-title":"a vertex cache of programmable geometry processor for mobile multimedia application","author":"chung","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref22","article-title":"xenos: xbox360 gpu","author":"doggett","year":"2005","journal-title":"EUROGRAPHICS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.37"},{"key":"ref24","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/38.31466"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5247125\/04799237.pdf?arnumber=4799237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:24Z","timestamp":1633910424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4799237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2003515","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}