{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:10:35Z","timestamp":1773148235064,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tvlsi.2008.2004482","type":"journal-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T14:45:07Z","timestamp":1232117107000},"page":"221-233","source":"Crossref","is-referenced-by-count":14,"title":["The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators"],"prefix":"10.1109","volume":"17","author":[{"given":"N.","family":"Vassiliadis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Theodoridis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"key":"ref31","year":"0","journal-title":"?Microblaze soft processor core ?"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref35","year":"2004","journal-title":"Nios Processor Reference Handbook"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146924"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639476"},{"key":"ref11","year":"2002","journal-title":"?MIPS32 4KEc processor core datasheet ?"},{"key":"ref12","year":"2003","journal-title":"Technical Reference Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-7301-0"},{"key":"ref14","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop Workload Characterization (WWC)"},{"key":"ref15","first-page":"145","article-title":"designing the low-power m*core architecture","author":"scott","year":"1998","journal-title":"Proc Int Symp Comput Arch Power Driven Microarch Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307504"},{"key":"ref19","year":"2003","journal-title":"?Machine-SUIF research compiler ?"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4841-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046206"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/00207210701292829"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1080\/00207210600565127"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/581669.581672"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000004508.14594.b9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167600"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951730"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310778"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4749486\/04738458.pdf?arnumber=4738458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:28Z","timestamp":1633910428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4738458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2004482","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}