{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T19:20:39Z","timestamp":1771960839174,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tvlsi.2008.2004544","type":"journal-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T16:17:28Z","timestamp":1232122648000},"page":"302-306","source":"Crossref","is-referenced-by-count":37,"title":["BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture"],"prefix":"10.1109","volume":"17","author":[{"given":"M.","family":"Mottaghi-Dastjerdi","sequence":"first","affiliation":[]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[]},{"given":"M.","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810788"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899242"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.51"},{"key":"ref5","author":"nelson","year":"1996","journal-title":"Digital Logic Circuit Analysis and Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362373"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357864"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077644"},{"key":"ref2","first-page":"93","article-title":"low-power multipliers by minimizing switching activities of partial products","volume":"4","author":"shen","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349356"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4749486\/04745811.pdf?arnumber=4745811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:22Z","timestamp":1633910422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4745811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2004544","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}