{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:06:32Z","timestamp":1694635592954},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tvlsi.2008.2004591","type":"journal-article","created":{"date-parts":[[2009,3,19]],"date-time":"2009-03-19T20:06:28Z","timestamp":1237493188000},"page":"1461-1469","source":"Crossref","is-referenced-by-count":9,"title":["A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time"],"prefix":"10.1109","volume":"17","author":[{"family":"Moo-Young Kim","sequence":"first","affiliation":[]},{"family":"Dongsuk Shin","sequence":"additional","affiliation":[]},{"family":"Hyunsoo Chae","sequence":"additional","affiliation":[]},{"family":"Chulwoo Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912691"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.753684"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822890"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234230"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839733"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912693"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.910798"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5247125\/04801531.pdf?arnumber=4801531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:28Z","timestamp":1633910428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4801531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":11,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2004591","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}