{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:45Z","timestamp":1771703385649,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tvlsi.2008.2005098","type":"journal-article","created":{"date-parts":[[2009,3,19]],"date-time":"2009-03-19T20:06:28Z","timestamp":1237493188000},"page":"1481-1494","source":"Crossref","is-referenced-by-count":9,"title":["A Low-Power Field-Programmable Gate Array Routing Fabric"],"prefix":"10.1109","volume":"17","author":[{"family":"Mingjie Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"El Gamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"1475","article-title":"clock distribution design in vlsi circuitsan overview","author":"friedman","year":"1993","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref10","author":"george","year":"2000","journal-title":"Low energy field-programmable gate array"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216921"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812496"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/VLSIT.2004.1345495","article-title":"the revolutionary and truly 3-dimensional 25f2 sram cell technology with the smallest s3 (stacked single-crystal si) cell, 0.16 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu {\\hbox {m}}^{2}$<\/tex><\/formula>, and sstft(stacked single-crystal thin film transistor) for ultra high density sram","author":"jung","year":"2004","journal-title":"Tech Dig 2004 VLSI Technol Symp"},{"key":"ref15","year":"2007","journal-title":"Virtex-II Cpmplete Datasheet (All Four Modules)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref18","first-page":"131","article-title":"torch: a tool for segmented routing channel design in fpgas, a routing fabric for monolithically stacked 3-d-fpgas","year":"2008","journal-title":"Proc 2008 ACM\/SIGDA Int Symp Field-Programmable Gate Arrays"},{"key":"ref19","author":"betz","year":"1990","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.475966"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382647"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857180"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"ref2","year":"2006","journal-title":"Stratix III Programmable Power White Paper"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref1","year":"2006","journal-title":"Power Consumption in 65 nm FPGAs White Paper"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.571342"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.711315"},{"key":"ref24","year":"1999","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref23","author":"xu","year":"0","journal-title":"VPR for Virtex"},{"key":"ref26","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Tech Rep"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5247125\/04801522.pdf?arnumber=4801522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:52Z","timestamp":1633910392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4801522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":30,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2005098","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}