{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T19:16:52Z","timestamp":1776885412772,"version":"3.51.2"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/tvlsi.2008.2005308","type":"journal-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T21:30:07Z","timestamp":1234215007000},"page":"582-587","source":"Crossref","is-referenced-by-count":41,"title":["High-Throughput Layered LDPC Decoding Architecture"],"prefix":"10.1109","volume":"17","author":[{"family":"Zhiqiang Cui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhongfeng Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youjian Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2005.1523317"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2005.1599848"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.839541"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.841982"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541597"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465805"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.19"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2006.285182"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2004.1361130"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.831353"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4802402\/04773145.pdf?arnumber=4773145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:44Z","timestamp":1633910384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4773145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2005308","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}