{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:16Z","timestamp":1761647656310},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2009,11,1]],"date-time":"2009-11-01T00:00:00Z","timestamp":1257033600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/tvlsi.2008.2005774","type":"journal-article","created":{"date-parts":[[2009,3,30]],"date-time":"2009-03-30T14:06:43Z","timestamp":1238422003000},"page":"1640-1649","source":"Crossref","is-referenced-by-count":35,"title":["A Framework for Power-Gating Functional Units in Embedded Microprocessors"],"prefix":"10.1109","volume":"17","author":[{"given":"S.","family":"Roy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref12","first-page":"7","article-title":"standby power management for a 0.18 <ref_formula> <tex notation=\"tex\">$ \\mu$<\/tex><\/ref_formula>m microprocessors","author":"clark","year":"2002","journal-title":"Proc ISPLED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176260"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253774"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1007\/3-540-45937-5_19","article-title":"optimizing static power dissipation by functional units superscalar processors","author":"rele","year":"2002","journal-title":"Proc 11th Int Conf Compiler Construct"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1124713.1124723","article-title":"compiler analysis and supports for leakage power reduction on microprocessors","author":"you","year":"2006","journal-title":"Proc ACM TODAES"},{"key":"ref18","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Annu Workshop Workload Characterization"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.10"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref3","first-page":"297","article-title":"resource allocation and binding for low leakage power","author":"gopalakrishnan","year":"2003","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994881"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814856"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821547"},{"key":"ref1","first-page":"283","article-title":"high-performance and low-voltage challenges for sub-45 nm microprocessor circuits","author":"krishnamurthy","year":"2005","journal-title":"Proc Int Conf ASIC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"ref20","first-page":"47","article-title":"variable precision floating point division and square root","author":"leeser","year":"2004","journal-title":"Proc Workshop HPEC"},{"key":"ref22","author":"burger","year":"1997","journal-title":"The SimpleScalar Tool Set"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5290268\/04806137.pdf?arnumber=4806137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:45Z","timestamp":1633910385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4806137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2005774","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}