{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T15:51:05Z","timestamp":1726847465603},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tvlsi.2008.2006039","type":"journal-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T19:22:00Z","timestamp":1236367320000},"page":"593-603","source":"Crossref","is-referenced-by-count":27,"title":["Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1109","volume":"17","author":[{"given":"Yoonjin","family":"Kim","sequence":"first","affiliation":[]},{"given":"Rabi N.","family":"Mahapatra","sequence":"additional","affiliation":[]},{"given":"Ilhyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"227","article-title":"design and evaluation of coarse-grained reconfigurable architecture","author":"kim","year":"2004","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref11","first-page":"19","article-title":"resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"2005","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303136"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_23"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606841"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898066"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"ref19","article-title":"temporal mapping for loop pipelining on a mimd style coarse-grained reconfigurable architecture","author":"yoon","year":"2006","journal-title":"Int SoC Des Conf"},{"key":"ref4","article-title":"energy-aware interconnect-exploration of coarse-grained re-configurable processors","author":"lambrechts","year":"2005","journal-title":"Workshop Appl Specific Process"},{"key":"ref3","article-title":"analysis of the performance of coarse-grain re-configurable architectures with different processing element configurations","author":"bansal","year":"2003","journal-title":"Proc Workshop Appl Specific Process"},{"key":"ref6","author":"lee","year":"2002","journal-title":"Mapping loops on coarse-grained reconfigurable architectures using memory operation sharing"},{"key":"ref5","article-title":"interconnect architecture exploration for low-energy reconfigurable single-chip dsps","author":"zhang","year":"1999","journal-title":"VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref7","first-page":"363","article-title":"a spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures","author":"ahn","year":"2006","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"ref20","year":"2002","journal-title":"ARM Corp home page"},{"key":"ref22","year":"2005","journal-title":"Dongbu Electronics home page"},{"key":"ref21","year":"2005","journal-title":"Synopsys Corp home page"},{"key":"ref23","year":"2005","journal-title":"Model Technology Corp home page"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4839067\/04796214.pdf?arnumber=4796214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:44Z","timestamp":1633910384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2006039","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}