{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T04:25:59Z","timestamp":1759638359367},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tvlsi.2008.2006040","type":"journal-article","created":{"date-parts":[[2009,2,13]],"date-time":"2009-02-13T19:37:27Z","timestamp":1234553847000},"page":"604-612","source":"Crossref","is-referenced-by-count":23,"title":["Low-Leakage Storage Cells for Ternary Content Addressable Memories"],"prefix":"10.1109","volume":"17","author":[{"given":"N.","family":"Mohan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.78"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2002.1039265"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283904"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818139"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146710"},{"key":"ref5","year":"2006","journal-title":"PAIX Routing Information Service (RIS) Raw Data (http \/\/www ripe net\/)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref8","year":"2002","journal-title":"Low power SRAM memory cell having a single bit line"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507719"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref9","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818139"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4839067\/04776408.pdf?arnumber=4776408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:43Z","timestamp":1633910383000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4776408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2006040","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}