{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:47Z","timestamp":1759147487518},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tvlsi.2008.2006616","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T16:02:43Z","timestamp":1239811363000},"page":"1709-1718","source":"Crossref","is-referenced-by-count":44,"title":["Floating-Point FPGA: Architecture and Modeling"],"prefix":"10.1109","volume":"17","author":[{"family":"Chun Hok Ho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi Wai Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.71"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380647"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216924"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref14","year":"2005","journal-title":"Floating-point operator v3 0 Product specification"},{"key":"ref15","first-page":"271","author":"page","year":"1991","journal-title":"Compiling Occam Into FPGAs"},{"key":"ref16","year":"2008","journal-title":"Software product description for DK design suite Version 5 0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.107"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568549"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828132"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876095"},{"key":"ref3","first-page":"111","article-title":"totem: custom reconfigurable array generation","author":"compton","year":"2001","journal-title":"Proc FCCM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912041"},{"key":"ref5","first-page":"637","article-title":"novel optimizations for hardware floating-point units in a modern fpga architecture","author":"roesler","year":"2002","journal-title":"Proc FPL"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249360"},{"key":"ref7","first-page":"195","article-title":"an fpga architecture with enhanced datapath functionality","author":"leijten-nowak","year":"2003","journal-title":"Proc FPGA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref1","year":"1999"},{"key":"ref9","author":"beck","year":"2004","journal-title":"A Place-and-Route Tool for Heterogeneous FPGAs Distributed Mentor Project Report"},{"key":"ref20","year":"2007","journal-title":"DesignWare building block IP DatapathFloating point overview"},{"key":"ref22","author":"usselmann","year":"2005","journal-title":"Open floating point unit"},{"key":"ref21","article-title":"single event upset susceptibility testing of the xilinx virtex ii fpga","author":"yui","year":"2002","journal-title":"Military Aerosp Appl Program Logic Conf (MAPLD)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5313696\/04814468.pdf?arnumber=4814468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:47Z","timestamp":1633910387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4814468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2006616","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}