{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:42Z","timestamp":1759147602925},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tvlsi.2008.2007491","type":"journal-article","created":{"date-parts":[[2009,4,28]],"date-time":"2009-04-28T20:12:52Z","timestamp":1240949572000},"page":"53-65","source":"Crossref","is-referenced-by-count":22,"title":["Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths"],"prefix":"10.1109","volume":"18","author":[{"given":"Patrick","family":"Ndai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nauman","family":"Rafique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mithuna","family":"Thottethodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.67"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233628"},{"key":"ref12","first-page":"12","author":"gwennap","year":"1998","journal-title":"Microprocessor Rep"},{"key":"ref13","first-page":"14","author":"hrishikesh","year":"2002","journal-title":"Opt Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays"},{"key":"ref14","first-page":"504","article-title":"mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"Proc 39th Annu ACM\/IEEE Int Symp Microarch (MICRO 39)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/360128.360166","article-title":"performance improvement with circuit-level speculation","author":"liu","year":"2000","journal-title":"Proc 32nd Annu ACM\/IEEE Int Symp Microarch"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696992"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195498"},{"key":"ref2","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref1","year":"0","journal-title":"Illinois Verilog Model"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/ISCA.2005.44","article-title":"rescue: a microarchitecture for testability and defect tolerance","author":"schuchman","year":"2005","journal-title":"Proc 19th Int Symp Comput Architec"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1109\/ICCD.2003.1240944","article-title":"exploiting microarchitectural redundancy for defect tolerance","author":"shivakumar","year":"2003","journal-title":"Proc 21st Int Conf Comput Des (ICCD'03)"},{"key":"ref24","first-page":"28","article-title":"a 670 ps, 64 bit dynamic low power adder design","author":"woo","year":"2000","journal-title":"IEEE Int Symp Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052209"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5357587\/04895686.pdf?arnumber=4895686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:41Z","timestamp":1633910441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4895686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2007491","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}