{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:27:59Z","timestamp":1765826879895},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tvlsi.2008.2007735","type":"journal-article","created":{"date-parts":[[2009,3,30]],"date-time":"2009-03-30T14:06:43Z","timestamp":1238422003000},"page":"66-74","source":"Crossref","is-referenced-by-count":79,"title":["Design of Spin-Torque Transfer Magnetoresistive RAM and CAM\/TCAM with High Sensing and Search Speed"],"prefix":"10.1109","volume":"18","author":[{"given":"Wei","family":"Xu","sequence":"first","affiliation":[]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"480","article-title":"2 mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479820"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469359"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357911"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.824102"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469355"},{"key":"ref3","first-page":"697","article-title":"technology scaling impact on nor and <emphasis emphasistype=\"smcaps\">nand<\/emphasis> flash memories and their applications","author":"pon","year":"2006","journal-title":"Proc IEEE Int Conf Solid-State and Integrated-Circuit Technology (ICSICT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825251"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418854"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/5357587\/04806136.pdf?arnumber=4806136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:42Z","timestamp":1633910442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4806136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2007735","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}